Analog device-level layout automation

by John M. Cohn ... [et al.]

This monograph addresses the problem of device layout for high-performance custom analog cells. In particular, an alternative placement and routing formulation is proposed that is designed to minimize the cost in layout quality that is traditionally associated with analog layout automation. The goal of analog layout is to minimize the effects of layout induced performance degradation while, at the same time, to maximize the area utilization of the circuit. Human layout experts observe a variety of analog-specific layout constraints and exploit a range of geometric optimizations to achieve these performance and density goals. This work is directed at discovering how these constraints and optimizations can best be incorporated into automatic layout optimization. Two of the products of this research are a new analog device-level placer, KOAN, and a new analog device-level router, ANAGRAM II [40], which incorporate a more comprehensive set of layout constraints and geometric optimizations than in any previous systems. Analog Device-Level Layout Automation focuses on the formulation, algorithms, and certain relevant implementation details of KOAN and ANAGRAM II.

「Nielsen BookData」より

[目次]

  • List of Figures. List of Tables. Preface. 1. Introduction. 2. Basic Placement. 3. Topological Placement. 4. Geometry Sharing Placement. 5. Line-Expansion Routing. 6. Integrated Rerouting. 7. Symmetric Routing. 8. Crosstalk Avoidance Routing. 9. Additional KOAN/ANAGRAM II Results. 10. Conclusions and Future Work. Subject Index.

「Nielsen BookData」より

この本の情報

書名 Analog device-level layout automation
著作者等 Cohn, John M.
Carley, Rick
Rutenbar, Rob A.
Garrod, David John
シリーズ名 The Kluwer international series in engineering and computer science
出版元 Kluwer Academic Publishers
刊行年月 c1994
ページ数 xviii, 285 p.
大きさ 25 cm
ISBN 0792394313
NCID BA23796274
※クリックでCiNii Booksを表示
言語 英語
出版国 アメリカ合衆国
この本を: 
このエントリーをはてなブックマークに追加

このページを印刷

外部サイトで検索

この本と繋がる本を検索

ウィキペディアから連想